

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

THIS PAGE BLANK (USPTO)



Europäisches Patentamt
European Patent Office
Offic européen des brevets



Publication number: **0 581 475 A1**

EUROPEAN PATENT APPLICATION

Application number: 93305443.9

Int. Cl.⁵: **H01L 21/334, H01L 29/94, H01L 27/108**

Date of filing: 12.07.93

Priority: 29.07.92 CA 2074848

Date of publication of application:
02.02.94 Bulletin 94/05

Designated Contracting States:
DE FR GB NL

Applicant: **NORTHERN TELECOM LIMITED**
World Trade Center of Montreal,
380 St. Antoine Street West, 8th Floor
Montreal, Quebec H2Y 3Y4(CA)

Inventor: **Ellul, Joseph P.**
27 Burnbrook Crescent
Nepean, Ontario K2H 9A6(CA)


Inventor: **Boyd, John M.**

Box 4020
R.R. & NUM; 3
Woodlawn
Ontario KOA 3MO(CA)
Inventor: **Rowlandson, Michael B.**
70 Pamilla Street
Ottawa, Ontario K2H 8B4(CA)

Representative: **Ryan, John Peter William et al**
Northern Telecom Europe Limited
Patents and Licensing
West Road
Harlow Essex CM20 2SH (GB)

Method of forming electrodes for trench capacitors.

A method is provided for forming electrodes of a trench capacitor for an integrated circuit in which the number of mask levels is reduced. The method is compatible with CMOS and Bipolar CMOS processes. After defining a trench in a substrate by a conventional photoengraving step and anisotropic etching, successive conformal layers of a first dielectric layer, a first conductive layer, and subsequent conformal dielectric layers and conformal conductive layers are deposited to fill the trench. The resulting structure is planarized, preferably by chemical-mechanical polishing to provide fully planarized topography. Each of the conductive layers form an electrode. Coplanar areas of each of the conductive layers are exposed within the trench for formation of contacts to the electrodes. Advantageously, the trench has a wide portion and a narrow portion of smaller lateral dimension. The narrow portion of the trench is filled by the first conductive layer and after planarization provides an area of sufficiently large dimension for forming a contact to the first electrode. Contact to the second electrode is made in the first portion of the trench. Thus multiple electrodes for a trench capacitor are defined by a maskless process.



EP 0 581 475 A1

FIELD OF THE INVENTION

This invention relates to electrodes for trench capacitor structures, and a method of forming electrodes of a trench capacitor structure for an integrated circuit.

BACKGROUND OF THE INVENTION

Trench capacitors with one or more polysilicon electrodes for silicon integrated circuits may be fabricated using known methods, and have applications in structures such as DRAMs (Dynamic Random Access Memories) and analog circuits. Typically, the number of masking steps required depends on the number of polysilicon electrodes. For example, in forming a simple trench capacitor having one polysilicon electrode, in which the silicon substrate acts as the other electrode, a conventional known method includes steps of:

1. patterning and etching a trench in a silicon substrate;
2. formation of a capacitor dielectric on trench walls and bottom, typically silicon dioxide;
3. filling of the trench with polysilicon by a known method of chemical vapour deposition (CVD) to provide the polysilicon electrode; and
4. planarization by removal of the surface substantially back to the level of the substrate surface.

The width of the trench polysilicon must be of such a dimension to allow a contact to be made by a method known in the industry. The resulting capacitor is formed between a deposited top polysilicon electrode and the silicon substrate. One masking step is required for patterning and etching the trench. Depending on the method of contact formation, another masking step may be required for defining a contact area to the substrate.

A known method for providing a capacitor having two polysilicon electrodes includes the steps of:

1. patterning and etching a trench in a silicon substrate;
2. forming an insulating dielectric layer on sidewalls and a bottom of the trench;
3. deposition and planarization of a first layer of polysilicon within the trench by a known method of CVD;
4. patterning and etching a second trench within the first polysilicon layer to form sidewalls of the first polysilicon layer in the trench to serve as one of the capacitor electrodes;
5. forming a layer of a capacitor dielectric on the etched first polysilicon layer;
6. filling the resulting dielectric lined trench inside the first polysilicon layer with a second polysilicon layer by a known method of CVD; and

7. planarization of the second polysilicon level with the substrate and first polysilicon surfaces.

Thus, a first masking step is required for defining the trench in the substrate (step 1) and a second masking step is required (step 4) for defining a second trench within the first polysilicon layer. The width of the second polysilicon within the second trench must be such as to allow a contact to be made by methods known in the industry. Depending on the method of contact formation, another masking step may be required for formation of a contact to the second polysilicon layer. Hence a minimum of two masking steps are required for formation of a trench linear capacitor with two polysilicon electrodes, one each for the trench and at least one polysilicon electrode.

SUMMARY OF THE INVENTION

The present invention seeks to provide electrodes for a trench capacitor structure for an integrated circuit and a method of forming electrodes for a trench capacitor structure in which the number of masking steps is reduced.

Thus, according to the present invention there is provided a method of forming electrodes of a trench capacitor structure for an integrated circuit, comprising: providing a substrate having a planar surface and defining therein a trench, the trench having sidewalls and a bottom; providing a conformal first dielectric layer extending over sidewalls and bottom of the trench; providing a conformal first conductive layer overlying the first dielectric layer within the trench; providing a conformal second dielectric layer overlying the first conductive layer within the trench; providing an overlying conformal second conductive layer within the trench; and planarizing the resulting structure by removal of each of said dielectric layers and conductive layers extending above the planar surface of the substrate, to expose substantially coplanar surfaces of each layer within the trench.

Thus the present invention provides a method of forming a plurality of trench isolated electrodes of a capacitor structure for an integrated circuit which requires only one mask level for engraving the trench. Two or more self-aligned electrodes are formed from conformal layers of conductive material and dielectric material within the trench. Since each layer is conformal and thus effectively self-aligned within the trench, successive layers conform to the contour of the trench defining the first layer, and photomasking steps for defining each conductive layer are not required. After filling of the trench with a selected number of conformal conductive layers and intervening conformal dielectric layers, a single planarization step removes each layer extending above the substrate surface.

Thus contact areas to each conductive layer are exposed level with the surface of the substrate.

Advantageously, in forming a capacitor structure having two electrodes, the trench has a first, wide portion and a narrow portion of smaller lateral dimension, and the step of providing a first conductive layer fills the narrow portion of the trench and leaves a cavity within the first portion of the trench. The second dielectric layer and the second conductive layer fill the cavity within the first portion of the trench. Thus two differently filled regions of the trench are provided, the narrow portion of the trench providing a contact area for the first conductive layer which forms a lower electrode, and the wider portion of the trench filled with subsequent layers of dielectric and conductive layers. After planarization, the exposed surface of the first conductive layer in the narrow portion of the trench has a lateral width of twice the thickness of the first conductive layer, sufficiently large for formation thereon of a contact, and similarly, a contact area to the second conductive layer is provided in the wide portion of the trench. Hence formation of first and second electrodes for a trench linear capacitor is achieved in a maskless process sequence. Furthermore, a resulting structure which has substantially coplanar contact areas simplifies the formation of contacts to each electrode by a conventional known method.

Preferably, the planar surface of the substrate comprises a protective layer of chemical-mechanical polish (CMP)resistant material and the step of planarizing comprises chemical-mechanical polishing to provide a fully planarized topography, although other suitable planarization methods may be used. Consequently, coplanar contact areas are provided to each conductive layer, and topography related problems are reduced in subsequent processing steps.

According to another aspect of the present invention there is provided a method of forming trench isolated electrodes of a capacitor structure for an integrated circuit, comprising: providing a substrate having a planar surface defining therein a trench having sidewalls and a bottom, the trench having a first portion and a narrower portion of smaller lateral dimension; providing a conformal layer of dielectric material over sidewalls and the bottom of the trench, the dielectric layer leaving a cavity within the trench; providing a conformal layer of a conductive material overlying the dielectric layer the thickness of the conductive layer being sufficient to completely fill narrow portions of the trench and a part of said cavity remaining unfilled in the first portion of the trench; filling the trench by providing within the trench subsequent conformal layers comprising at least an other conformal dielectric layer and an overlying conformal conduc-

tive layer; and planarizing the resulting structure by removal of material of the dielectric layer and of the conductive layer and subsequent conformal layers extending above the planar surface of the substrate to expose surfaces of each of said layers within the trench substantially coplanar with the substrate surface whereby each conductive layer forms one of a plurality of trench isolated electrodes.

Thus, in forming a capacitor having a plurality of electrodes, after providing a second dielectric layer and a second conductive layer which partially fills the cavity within the first portion of the trench and before planarizing the resulting structure, another conformal layer of dielectric and another conformal layer of conductive material is provided, thereby filling the cavity within the trench and forming a third trench isolated electrode. Thus multiple electrodes may be provided within the trench without additional masking steps, each subsequent conformal layer of conductive material forming an electrode aligned within the cavity defined by the underlying conformal layers.

According to another aspect of the present invention there is provided a method of forming electrodes of a trench linear capacitor for an integrated circuit comprising: providing a substrate having a planar surface and defining therein a trench having sidewalls and a bottom, the trench having a first portion and a narrow portion of smaller lateral dimension; providing a conformal first dielectric layer extending over sidewalls and the bottom of the trench; providing a conformal first conductive layer overlying the first dielectric layer, the first conductive layer being sufficiently thick so that the narrow portion of the trench is completely filled with the first conductive layer, and part of said cavity remains in the first portion of the trench; providing a conformal second dielectric layer overlying the first conductive layer in said cavity; providing a conformal second conductive layer over the second dielectric layer, the second conductive layer being sufficiently thick to fill said cavity remaining in the trench; and planarizing the resulting structure by removal of layers extending above the planar surface of the substrate, to expose substantially coplanar surfaces of the first and second conductive layers, the first and second conductive layers thereby providing trench isolated first and second electrodes, and the exposed surfaces of the second conductive layer in the first portion of the trench and of the first conductive layer in the narrow portion of the trench thereby providing planarized areas sufficiently large for defining electrical contacts thereon.

Thus, in forming of a trench linear capacitor structure with two conductive electrodes, neither of which are the semiconductor substrate, the require-

ment for a masking step to define the electrode structures is avoided and regions for contacting both conductive electrodes are provided also without the use of a masking step. A single photoengraving (i.e. photolithographic) step is required only for defining the area for etching the trench.

Advantageously, a protective layer is provided on the substrate surface to allow for removing surface layers, preferably by chemical-mechanical polishing, to provide a fully planarized surface with coplanar areas exposed on each conductive layer for formation of first and second electrode contacts.

According to a further aspect of the present invention there is provided a trench capacitor structure for an integrated circuit, comprising: a substrate having a planar surface and defining therein a trench region, the trench region having sidewalls and a bottom, the trench region being filled with a plurality of conformal layers comprising: a conformal first dielectric layer extending over sidewalls and bottom of the trench; a conformal first conductive layer overlying the first conformal dielectric layer, and at least an other conformal dielectric layer overlying the first conductive layer and an overlying conformal conductive layer within the trench; and each of the conductive layers and the dielectric layers having planarized surface areas substantially coplanar with the substrate surface, the planarized surface area of each of the conductive layers being sufficiently large for formation thereon of an electrical contact, the conductive layers thereby forming electrodes isolated from one another within the trench region by a dielectric layer therebetween.

According to yet another aspect of the present invention there is provided a trench linear capacitor structure for an integrated circuit, comprising: a substrate having a planar surface and defining therein a trench region, the trench region having sidewalls and a bottom, the trench region being filled with layers comprising: a conformal first dielectric layer extending over sidewalls and bottom of the trench; a conformal first conductive layer overlying the first conformal dielectric layer; a second conformal dielectric layer overlying the first conductive layer, and an overlying second conformal conductive layer; and the first and second conductive layers and the first and second dielectric layers each having planarized surfaces substantially coplanar with the substrate surface, the planarized surface areas of each of the first and second conductive layers being sufficiently large for formation thereon of an electrical contact, the first and second conductive layers thereby forming first and second electrodes isolated from one another within the trench region by the second dielectric layer therebetween.

Preferably, in a linear trench capacitor structure having two electrodes, the trench region comprises a first, wider portion and a narrow portion of smaller lateral dimension, the narrow portion of the trench region is filled by layers comprising the first dielectric layer and first conductive layer only, and the wider first portion of the trench is filled also with the second conductive layer and the underlying first dielectric layer. Thus the two portions of the trench are differently filled and the planarized surfaces provide sufficiently large coplanar contact areas for contacts to the first and second electrodes by a conventional known method. Conveniently, a contact to the first electrode is made in the narrow region of the trench and a contact area to the second electrode is made in the first portion of the trench.

Thus, the present invention provides a method of forming trench isolated electrodes of a capacitor structure for an integrated circuit, a method of forming electrodes of a trench linear capacitor, a capacitor structure, and a trench linear capacitor structure using a reduced number of photoengraving or masking steps.

BRIEF DESCRIPTION OF THE DRAWINGS

Embodiments of the invention will now be described by way of example, with reference to the accompanying drawings, in which:

Figure 1 shows schematically a known prior art polysilicon-to-substrate silicon trench capacitor for a DRAM;

Figure 2 shows schematically a known prior art structure of a polysilicon-to-polysilicon trench capacitor for a DRAM;

Figure 3 shows a structure in plan view; Figures 3A and 3B show respectively first and second cross-sectional views, at a process step in a method of forming a trench linear capacitor according to a first embodiment of the invention; Figures 4 to 7 show the structure as in Figure 3 in plan view; in Figures 4A to 7A a first cross-sectional view; and in Figures 4B to 7B a second cross-sectional view at progressive steps in a method of forming a trench linear capacitor according to the first embodiment; Figure 7C shows a cross-sectional perspective view of the resulting structure shown in Figures 7, 7A and 7B;

Figure 8 shows a capacitor divider structure according to a second embodiment of the invention in plan view; Figures 8A and 8B cross-sectional views; and Figure 8C shows an equivalent circuit diagram; and

Figure 9 shows a plan view and Figures 9A, 9B and 9C show respectively first, second and third cross-sectional views respectively of a capacitor

structure according to a third embodiment of the present invention; and Figure 9D an equivalent circuit diagram comprising a biased or grounded isolation capacitor structure; and Figure 9E an equivalent circuit diagram comprising a reading or writing electrode for a memory capacitor, as representative applications of the structure according to a third embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

A trench capacitor 10 of known prior art structure is shown in Figure 1, and comprises a trench 12 defined within a surface 14 of a part of a semiconductor silicon wafer 16 which forms a substrate for an integrated circuit. The trench 12 is formed by selectively masking the surface 14 by a known method, for example, by coating with photo-resist and patterning, and then etching a trench 12 by a known method, typically anisotropic reactive ion etching. The resulting trench 12 has steep sidewalls 13. A dielectric layer 18, typically of silicon dioxide, is grown or deposited within the trench 12 so as to extend conformally over the sidewalls 13 and bottom 15 of the trench and over the surface 17 adjacent the trench. A conformal, conductive layer of polysilicon 20 is provided by chemical vapour deposition to fill the remaining volume of the trench to form the top electrode of the charge storage capacitor. The silicon substrate acts as the bottom capacitor electrode, and forms the memory charge storage node. A second layer of conductive polysilicon is deposited to extend over the surface 17 adjacent the trench and is patterned to define a top electrode 22 adjacent the trench. The top electrode 22 electrically connects the N⁺ diffusion to the substrate capacitor electrode for the purposes of pumping charge for storage according to the wordline potential. Therefore, in the trench to substrate capacitor so formed, stored charge is located as indicated schematically in Figure 1, at the silicon substrate surface region 19 surrounding the trench 12.

A trench linear capacitor 30 of known structure, having two electrodes 40 and 50, buried inside a trench 32 and isolated from the substrate 36 is shown in Figure 2. In a known method of forming a capacitor of this structure, a steep-sided trench 32 is provided within the surface 34 of the substrate 36 silicon wafer by a known method of anisotropic ion etching. A first dielectric layer 38 is grown or deposited to line the trench 32 and then a first conductive layer 40 of a conductive material, i.e. doped polysilicon, is deposited overall on the wafer to fill the entire trench. After planarization and removal of excess polysilicon extending over the

surface 34, the remaining first polysilicon layer 40 is contained within the trench 32, which is completely filled, and the exposed surface of the polysilicon layer 40 is planar with the silicon surface 34. A second trench is defined by photoengraving, i.e. by coating with photo-resist, patterning photo-lithographically, and then etching the second trench within the first polysilicon layer 40, thereby removing the centre region of the first polysilicon, so that only the sidewalls 40 of the original first polysilicon layer remain in the trench 32. These sidewalls 40 form the bottom electrode of the trench capacitor. A second dielectric layer 42 is grown or deposited over the sidewalls 40 and the bottom 33 of the original trench 32. A second conductive polysilicon layer 50 is deposited to completely fill the trench inside the first polysilicon layer and also to coat the entire surface 34 of the substrate 30. After planarization and removal of the excess second layer polysilicon over the surface 39, the structure shown in Figure 2 is formed. Thus, the trench 32 is filled with layers forming the first dielectric 38, bottom polysilicon electrode 40, second dielectric 42 and top polysilicon electrode 50. Electrode 40 forms the storage node of the capacitor. In this process, at least one of the linear capacitor electrodes 40 and 50, as well as the trench, must be defined photo-lithographically.

In a method of forming a trench linear capacitor structure 55 (Figure 7C) for an integrated circuit according to a first embodiment of the present invention, as shown schematically in each part of Figures 3 to 7, which shows part of a silicon wafer 60 forming a substrate for an integrated circuit. A coating of a first masking layer 62, comprising for example silicon nitride, is deposited to serve as a chemical-mechanical polish stop layer, as will be described below. Then, a coating of a second masking layer 64, for example silicon dioxide, is grown or deposited thereon to serve as a trench etch mask. The two masking layers 62 and 64 are patterned photo-lithographically and engraved as shown in Figure 3b by a method known in the industry, so as to expose a selected area 66 of the underlying surface of the substrate 60 for defining and etching a trench 70. As shown in Figure 3, from the top plan view of the area 66, the trench 70 has a first wider portion 72 and a second relatively narrow portion 74. The lateral dimensions of the wider portion 72 and narrower portion 74 are parameters which influence the capacitance of the resulting trench capacitor 55.

The selected area 66 of the substrate 60 is etched by an anisotropic etching process known in the industry, to a predetermined depth to form a deep, steep-sided trench 70. As an example, a trench may be provided by a known anisotropic etch comprising reactive ion etching of the silicon

wafer substrate in a plasma generated from CBrF_3 . The length and depth of the trench is selected according to the capacitance value required. The lateral dimension or width of the trench is wide enough to accommodate the selected thicknesses of each of the dielectric and conductive layers to be deposited in the trench, and in the example described below, the width of the first portion 72 is $3.5\mu\text{m}$ and the width of the narrower portion 74 is $1.5\mu\text{m}$ (Figure 4).

After formation of a steep-sided trench 70, the trench is cleaned in an HF solution which simultaneously removes the remaining trench etch mask layer of silicon dioxide 64, leaving only the layer 62 of silicon nitride exposed on the wafer surface all around the trench. A layer of a first dielectric 78 of, for example, $\sim 400\text{nm}$ thickness of silicon dioxide is grown or deposited conformally overall so that the layer 78 of dielectric lines the sidewalls 73 and bottom 75 of the trench 70 and extends over the planar surface of the nitride layer 62 around the trench. A first conductive layer 82, for example, of a layer of conductive polysilicon is then deposited conformally over the substrate by an LPCVD (low pressure CVD) method known in the industry. The thickness of the polysilicon layer 82 is selected so that it completely fills the narrower portion 74 of the trench 70, as shown in cross-section in Figure 5A, and the wider portion 72 of the trench remains partially unfilled, leaving a cavity 71 as shown in Figure 5B. In this example, the conductive layer 82 is 350nm thick, phosphorus or boron doped polysilicon, as is typically used in the industry. The conductive layer 82 of polysilicon is, for example, formed by a conventional method of polysilicon CVD with *in situ* doping.

After deposition of the first polysilicon layer 82, a second dielectric layer 88, is grown or deposited conformally overall (Figure 6). The second dielectric 88, composed of one or more electrically insulating materials forms the capacitor dielectric, and by way of example, is 30nm of silicon dioxide thermally grown at 950°C by a known method. A second conductive layer 90, for example, of doped polysilicon, is deposited conformally over the dielectric layer 88. The thickness of the second conductive layer is such that it completely fills the remaining cavity in the wider portion 72 of the trench 70. The conformal polysilicon layer 90 may leave a depression 92 near the centre of the trench 70. The contour of this depression is dependent on the deposition thickness and trench width. Thus the narrower portion 72 is filled by the first dielectric layer and the first conductive layer only (Figure 6A). The wider first portion 72 of the trench is filled by the dielectric layers 78 and 88 and conductive layers 82 and 90 (Figure 6B). In this example, the wider portion 72 of the trench has a lateral dimen-

sion of twice the sum of the combined thicknesses of the conductive polysilicon and oxide dielectric layers and the narrow portion is not wider than twice the combined thicknesses of the first polysilicon and first dielectric layers. The first and second dielectric layers isolate the first and second conductive electrodes within the trench, each of these layers 78, 88, 82 and 90 extending over the planar surface of the silicon nitride layer 62 on the substrate 60 around the trench 70.

The resulting structure is then planarized by removing material of each of the layers of 90, 88, 82 and 78, extending above the planar surface of the protective layer 62 of silicon nitride (Figure 7). Thus coplanar surfaces of each of the dielectric and conductive layers 90, 88, 82 and 78 are exposed substantially coplanar with the silicon nitride surface layer (Figures 7A and 7B). The first conductive polysilicon layer 82 forms the bottom electrode of the linear capacitor 55 (Figure 7C). The narrow portion of the trench is completely filled with the first layer of polysilicon and provides a region having a surface cross-sectional area 97 large enough for defining thereon a contact to the bottom electrode 82. An area 95 for formation of a contact to the top electrode is provided on the exposed surface of the second polysilicon layer 90 (Figure 7C) in the first region 72 of the trench.

A preferred method of planarization is removal of the surface layers by chemical-mechanical polishing, for example using a commercially available chemical-mechanical polishing solution of a silicon based slurry which selectively removes polysilicon layers 82 and 90 and silicon dioxide layers 78 and 88 relative to the masking layer of silicon nitride 62. The latter provides a relatively hard, etch resistant protective layer which functions as an etch stop. The resulting surface is thus fully planarized back to the level of the surface of the thin layer of silicon nitride (Figure 7).

A top view of the resulting structure is shown in Figure 7A. The wider portion of the trench has a central area of conductive material 90 which forms the top electrode of the linear capacitor 55. In the plan view of Figure 7, the top electrode 90 is surrounded by a ring of dielectric material of layer 88, forming the capacitor dielectric, and a ring of conductive material of layer 82 forms the bottom electrode of the capacitor. The layer 82 is separated from the substrate 60 by dielectric layer 78. The narrower portion 74 of the trench contains an area of conductive material of layer 82 only, separated from the substrate by dielectric layer 78. Figures 7, 7A and 7B show a top view and cross-sectional views of the resulting structure including regions 99 of the conductive layers, for contacting the top and bottom electrodes. Electrical contacts to coplanar regions 99 are formed in subsequent

processing steps by a known conventional method.

Thus the method provides for formation of two electrodes of a trench linear capacitor without the need for a photolithographic mask. Each electrode is formed from a conformal layer of polysilicon isolated by conformal layers of dielectric. Each conformal layer is thus effectively self-aligned within the trench region and masking steps for each electrode are not required. The trench isolated electrodes are formed in a maskless process and the number of processing steps is reduced. Advantageously, coplanar areas for formation of contacts to each electrode are provided on a level planar with the surface of the substrate and a single planarization step is used to planarize each of the conductive and dielectric layers. Subsequent processing steps in small geometry, i.e. 0.5 μ m, device processes are simplified by the fully planarized topography.

The method according to the embodiment is compatible with bipolar and MOS processes which utilize trench isolation in CMOS and BiCMOS technologies.

A capacitor divider structure 120 according to a second embodiment of the invention is shown in Figure 8. Similar reference numerals incremented by 100 are used in Figure 8 as in Figures 3 to 7 to denote corresponding elements of the structures of the first and second embodiments. In plan view, Figure 8, the capacitor divider structure 120 comprises two similar wider portions 171 and 172. Thus the capacitor structure of the second embodiment is similar in structure to two similar simple capacitor structures of the first embodiment joined through the narrow portion 174 extending between the two wider portions 171 and 172. The cross-sectional structures of the wider portion 171 and narrow portion 174 are shown in Figures 8A and 8B and are similar to the first and second cross-sections of the capacitor of the first embodiment (Figures 7A and 7B). It will be clear from the similarity of elements of the capacitor structures of the first and second embodiments, that after defining a suitably shaped trench having wide portions 171 and 172 connected by a narrow portion 174, the capacitor divider structure according to the second embodiment is fabricated by a similar sequence of process steps as the capacitor of the first embodiment. The trench 170 is filled with a conformal first dielectric layer 178, a conformal first conductive polysilicon layer 182, filling the narrow portion and leaving a cavity in each of the wider portions 171 and 172 of the trench. A conformal second dielectric 188 and a conformal second polysilicon layer 190 are then provided in the remaining cavities to form an isolated electrode in each wide portion 171 and 172 of the trench 170. Thus a three electrode structure is formed by a

maskless process.

A biased or grounded isolation electrode structure 130 according to a third embodiment of the present invention is shown in plan view in Figure 9 and in cross-section in Figures 9A and 9B. As shown in Figure 9d, the structure comprises three electrodes. In a method of fabricating the structure, a trench 270 is defined which, as shown in plan view in Figure 9, has a stepped structure comprising a narrow portion 274, an intermediate width portion 273 and a wide portion 272. In cross-section through narrow and wider portions 274 and 273, (Figures 9A and 9B respectively) the structure is similar to that of the narrow portion 74 and wide portion 72 respectively of the capacitor structure according to the first embodiment (Figures 7A and 7B). The structure 130 is provided by a similar sequence of processing steps to the first and second embodiments: after photoengraving and etching the stepped trench, conformal layers of a first dielectric 278, first conductive layer 282, second dielectric 288 and second conductive layer 292 are provided, as described above, except that the second conductive layer does not fill the trench 270. After deposition of the second conductive layer 290, a cavity remains in the wide portion 272 of the trench. A conformal layer of thin third dielectric 298 is then deposited to line the remaining cavity in the wide portion 272 of the trench, and a conformal third conductive layer, i.e. another layer of conductive polysilicon 292 is deposited to fill the wide portion 272 of the trench. After planarization of the resulting structure by a known method, such as chemical-mechanical polishing as described in the first embodiment, the cross-section through the wide portion 272 is as shown in Figure 9C. The resulting structure may function, for example, as an isolation electrode, e.g. as in an equivalent circuit as illustrated in Figure 9D, or as a reading or writing electrode for a memory capacitor (RAM, ROM, EPROM) as represented in Figure 9E. Thus a three electrode capacitor structure is provided by a maskless process, a photo-lithographic process step being required only for defining the trench.

It will be apparent from the embodiments described that other trench structures having a plurality of electrodes for capacitors and other integrated circuit devices may be provided within the scope of the invention by modifying or varying the process steps of the embodiments. Since each layer filling the trench is conformal, each electrode and each inter-electrode dielectric layer is in effect self-aligned within the trench, and the structure of each electrode is dependent on the geometry of the trench. Photo-lithographic steps are not required to define each electrode, and consequently a single planarization step only is required after filling the trench with a plurality of conductive and dielectric

layers. The number of mask levels used for complex analog BiCMOS process can be reduced. Furthermore, the process allows for formation of a capacitor at the initial stages of processing, while retaining wafer planarity.

In modifications of the embodiments of the invention, the dielectric layer of silicon dioxide is formed compositely by thermal oxidation following deposition. Alternatively, other known insulating materials are used instead of CVD silicon dioxide, for example, a layer of silicon nitride or silicon oxynitride formed by a known method of oxidation, thermal oxidation or an ONO (oxynitride oxide) process; or a metal oxide such as tantalum pentoxide

Conductive polysilicon is provided alternatively by deposition of polysilicon followed by ion implantation of dopant to provide conductive polysilicon of a desired resistivity. Alternative conductive materials which may be used to form electrodes include metals which may be deposited to form a conformal layer, for example CVD tungsten. In the latter example a suitable dielectric layer may be provided by high pressure oxidation of tungsten to form tungsten oxide.

The chemical-mechanical polish stop layer alternatively comprises other hard polish resistant materials, for example, silicon carbide. Since the polish stop material must be more polish resistant than the conductive or insulating layers, silicon carbide is advantageous when the conductive material is a hard metal, for example, tungsten.

Other conventional etch back methods for planarization, for example, reactive ion etching may be used. However, planarization by chemical-mechanical polishing is particularly advantageous in providing a fully planarized surface topography. Coplanar contact to two or more electrodes can then be made thus simplifying subsequent process steps and reducing topography related photo-engraving and etch problems in defining conductive interconnect structures, particularly for deep sub-micron (i.e. < 0.5µm) technology.

Claims

1. A method of forming electrodes of a trench capacitor structure for an integrated circuit, comprising
 - providing a substrate having a planar surface and: defining therein a trench, the trench having sidewalls and a bottom;
 - providing a conformal first dielectric layer extending over sidewalls and bottom of the trench;
 - providing a conformal first conductive layer overlying the first dielectric layer within the trench;

providing within the trench subsequent conformal layers comprising at least a second conformal dielectric layer and at least a second overlying conductive layer; and

planarizing the resulting structure by removal of each of said dielectric layers and conductive layers extending above the planar surface of the substrate, to expose substantially coplanar surfaces of each layer within the trench, whereby each said conductive layer forms one of a plurality of trench isolated electrodes

2. A method according to claim 1, characterised in that the sidewalls of the trench define a first trench portion and a second, narrow trench portion of smaller lateral dimensions than the first portion, and that the step of providing the first conductive layer substantially fills the second portion of the trench and leaves a cavity in the first portion of the trench.
3. A method according to claim 2, characterised in that filling the trench comprises providing a conformal second dielectric layer and an overlying conformal second conductive layer only.
4. A method according to claim 2, characterised in that the second conductive layer is sufficiently thick to fill said cavity remaining in the trench, and that planarization of the resulting structure is effected by removal of layers extending above the planar surface of the substrate exposes substantially coplanar surfaces of the first and second conductive layers, the first and second conductive layers thereby providing trench isolated first and second electrodes, and that the exposed surfaces of the second conductive layer in the first portion of the trench and of the first conductive layer in the narrow portion of the trench thereby provide planarized areas sufficiently large for defining electrical contacts thereon.
5. A method according to claim 2, characterised in that providing the second dielectric layer and the second conductive material partially fills said cavity within the first portion of the trench, and that before planarizing the resulting structure the method includes the steps of providing another conformal layer of dielectric and providing another conformal layer of conductive material to fill said cavity within the trench.
6. A method according to any one of claims 1 to 5, characterised in that the step of planarizing the resulting structure comprises chemical-me-

chanical polishing to remove conductive and dielectric layers extending above the polish resistant layer.

7. A method according to any one of claims 1 to 5, characterised in that a protective layer is provided on the planar surface of the substrate around the trench and underlying the dielectric layer on the surface, and that the step of planarizing the resulting structure comprises selectively removing conductive layers and dielectric layers extending above the protective layer. 5
8. A method according to any one of claims 1 to 7, characterised in that the conductive layers are provided by chemical vapour deposition of doped polysilicon or tungsten. 10
9. A method according to any one of claims 1 to 8, characterised in that the step of providing an insulating or dielectric layer comprises formation of a layer silicon dioxide, silicon nitride, or silicon oxynitride. 15
10. A method according to any one of claims 1 to 9, characterised in that after the step of planarizing, the method comprises a further step of forming an electrical contact on the exposed surface of each of the first and second conductive layers. 20
11. A method according to any one of claims 1 to 10, characterised in that the step of providing a trench comprises: 25
 - providing a protective layer on the substrate surface;
 - providing an overlying substrate etch masking layer; and
 - anisotropically etching the selected area of the substrate to form said trench having steep sidewalls and a bottom. 30
12. A trench capacitor structure for an integrated circuit, comprising: 35
 - a substrate having a planar surface and defining therein a trench region, the trench region having sidewalls and a bottom, the trench region being filled with a plurality of conformal layers comprising: 40
 - a conformal first dielectric layer extending over the sidewalls and bottom of the trench;
 - a conformal first conductive layer overlying the first conformal dielectric layer, and
 - at least a second conformal dielectric layer overlying the first conductive layer and at least a second overlying conformal conductive layer within the trench; and 45

each of the conductive layers and the dielectric layers having planarized surface areas substantially coplanar with the substrate surface, the planarized surface area of each of the conductive layers being sufficiently large for formation thereon of an electrical contact, the conductive layers thereby forming electrodes isolated from one another within the trench region by a dielectric layer therebetween.

13. A structure according to claim 12, characterised in that sidewalls of the trench region define therebetween a first trench portion and a second narrow trench portion of smaller lateral dimension, and that the narrower trench portion is filled by layers comprising the first conductive layer and first dielectric layer only, the first conductive layer defining a cavity within the first portion filled with the second dielectric layer and the second conductive layer. 50
14. A structure according to claim 13, characterised in that an electrical contact is provided on the planarized surface of first conductive layer in the narrow portion of the trench region, and that an electrical contact is provided on planarized surface of the second conductive layer in the first portion of the trench region. 55
15. A structure according to claim 12, 13 or 14, characterised in that the surface of the substrate comprises a protective layer of a relatively hard, polish resistant material surrounding the trench region. 60
16. A structure according to any one of claims 12 to 15 characterised in that the first and second conductive layers comprise doped polysilicon or tungsten. 65
17. A structure according to any one of claims 12 to 16, characterised in that the dielectric layers comprise silicon dioxide, silicon nitride or silicon oxynitride. 70




FIG. 1













FIG. 2










FIG. 6




FIG. 6A












FIG. 6B










FIG. 9




FIG. 9A




FIG. 9B




FIG. 9C




FIG. 9D




FIG. 9E



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 93 30 5443

Page 1

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
X	PATENT ABSTRACTS OF JAPAN vol. 13, no. 147 (E-741)(3495) 11 April 1989 & JP-A-63 307 775 (NEC CORP) 15 December 1988 * abstract * * Figures 2b-2d of original document * ---	1,6-12, 15-17	H01L21/334 H01L29/94 H01L27/108
A	US-A-5 064 683 (MOTOROLY INC) * abstract; figures * ---	1-17	
A	US-A-4 728 623 (INTERNATIONAL BUSINESS MACHINES) * column 4, line 37 - line 44; figures 1,2 * * column 7, line 54 - line 67; figure 16 * ---	1-17	
A	EP-A-0 479 143 (RAMTRON CORP) * abstract; figures * ---	1-17	
A	PATENT ABSTRACTS OF JAPAN vol. 11, no. 152 (E-507)(2599) 16 May 1987 & JP-A-61 288 460 (NIPPON TELEGR & TELEPH CORP) 18 December 1986 * abstract * ---	1-17	TECHNICAL FIELDS SEARCHED (Int. Cl.5)
A	PATENT ABSTRACTS OF JAPAN vol. 13, no. 58 (E-714)(3406) 9 February 1989 & JP-A-63 248 158 (TOSHIBA CORP) 14 October 1988 * abstract * ---	1-17	H01L
A	PATENT ABSTRACTS OF JAPAN vol. 14, no. 479 (E-992) 18 October 1990 & JP-A-21 98 153 (HITACHI LTD) 6 August 1990 * abstract * --- -/--	1-17	
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 02 SEPTEMBER 1993	Examiner SINEMUS M.
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons ----- & : member of the same patent family, corresponding document	

EPO FORM 1503 (01.82) (P0001)



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 93 30 5443
Page 2

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. CL.5)
A	EP-A-0 325 257 (FUJITSU LTD) * abstract; figures 5,6 *	1-17	
A	----- PATENT ABSTRACTS OF JAPAN vol. 14, no. 105 (E-895)(4048) 26 February 1990 & JP-A-13 07 257 (HITACHI LTD) 12 December 1989 * abstract * -----	1-17	
			TECHNICAL FIELDS SEARCHED (Int. CL.5)
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 02 SEPTEMBER 1993	Examiner SINEMUS M.
CATEGORY F CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons * : member of the same patent family, corresponding document			

EPO FORM 1503 (01.82) (P0401)

THIS PAGE BLANK (USPTO)